THE INSTITUTE OF ELECTRONICS, INFORMATION AND COMMUNICATION ENGINEERS

1～1hit

Vol.100 No.2 pp.87-91 Accelerations Using an FPGA toward to a Packet Classification and a Deep Neural Network Hiroki NAKAHARA Kazunari INOUE Hidemoto NAKADA
Summary \| Full Text:PDF(539.4KB)